Abstract-Open-ended winding induction machines fed from standard two-level voltage source inverters (VSIs) provide an attractive arrangement for ac drives. An alternative approach is to use a dual-output indirect matrix converter (IMC). It is well known that the IMC provides fully bidirectional power flow operation, with small input size filter requirements. While a standard IMC consists of an ac-dc matrix converter (MC) input stage followed by a single VSI output stage, it is possible to replicate the VSI to produce multiple outputs. In this paper, an open-end winding induction machine fed by an IMC with two output stages is presented. The IMC modulation strategy aims to reduce the common-mode voltage (CMV), while compensating any zero-sequence voltage fed to the machine. The system is modeled using a PSIM and MATLAB/Simulink platform. Experimental results demonstrating the viability of the method are presented using a 7.5-kW prototype.
2) Each phase stator current can be controlled independently.
3) Possibility to have twice the effective switching frequency (depending on the modulation strategy). 4) Extensibility to more phases, therefore, multiphase induction machines can be considered if current reduction is required. 5) Possibility of reducing the common-mode voltage (CMV). 6) Certain degree of fault tolerance, as there is voltage spacevector redundancy.
However, an open-ended winding induction machine drive can have some drawbacks, such as [1] : possibility of zerosequence current flowing in the machine, because of the occurrence of zero-sequence voltage, and more complex power converter requirements, i.e., more power devices, circuit gate drives, etc.
In addition, the open-ended winding approach can be used in other applications such as power transformers [3] or synchronous machine drives in wind power generation systems [4] .
In recent decades, a significant research effort has been focused on direct frequency changing power converters, such as the matrix converter (MC) [5] or the indirect matrix converter (IMC) [6] . It is known that these power converter topologies offer a suitable solution for direct ac-ac conversion, achieving sinusoidal input and output currents, bidirectional power flow capability, and controllable input power factor, without using bulky energy storage elements [6] .
Several works have been focused on investigating the openend winding topology based on direct MCs. This topology requires a total of 18 bidirectional switches (i.e., 36 Insulated Gate Bipolar Transistors (IGBTs) and diodes) and achieves a maximum output voltage of 1.5 times the input phase voltage as reported in [7] , where the dual-MC scheme is described and a modulation strategy is proposed intended to reduce the CMV at the load terminals. Experimental results are shown using openloop V/f control strategy for an induction motor. In [8] and [9] , a detailed mathematical analysis of this topology is presented. Additionally, a modulation strategy aiming to reduce the CMV is studied and the experimental results are shown for a passive resistive-inductive load. Moreover, the dual-MC scheme has been widely studied for applications in multiphase open-end winding ac drives. For instance, in [10] , a three-tofive dual-MC topology is studied; in this case, a total of 60 power devices are required and a switching strategy to reduce the CMV is proposed. The system is experimentally verified with a 5-kW, five-phase induction machine. The same authors propose in [11] a similar approach for a three-to-seven dual-MC system (96 IGBTs and diodes required) where the modulation strategy proposed aims to eliminates the CMV and simulation results for an induction machine load are presented.
On the other hand, relatively few publications concerning the open-end winding topology based on the IMC can be found [12] [13] [14] . In [13] , a modulation strategy intended to reduce the CMV is presented and preliminary experimental results are shown for an R-L load. In [12] , two modulation strategies are proposed for the system: a space-vector modulation (SVM) strategy intended to reduce the zero-sequence voltage and a carrier-based modulation (SPWM) strategy that produces only high-frequency zero-sequence voltage components. Simulation results for a passive load are presented. In [14] , a five-leg open-end winding topology based on the IMC is proposed. In this case, as one leg of the output inverters must be shared by two-phase windings of the load, additional constraints arise regarding the modulation strategy. Simulation results for a passive load are shown.
In this paper, an experimental investigation into the application of an IMC with two output stages to supply energy to an open-ended winding induction machine is presented. The topology is depicted in Fig. 1 , where the input stage, consisting of an ac-dc MC, provides the dc-link voltage for the two VSI output stages. The modulation strategy for the input converter is standard [15] and aims to provide the dc voltage for the output stages. The modulation strategy for the output stages uses only voltage space vectors that do not produce CMV at the machine terminals [16] . Moreover, the zero-sequence voltage at the machine terminals is reduced by decreasing the average zero-sequence volt seconds within each sampling period [17] . Preliminary results with the application of this topology to an open-ended winding machine were presented in [13] and the concept is further developed and verified in this paper. The proposed approach is modeled using a PSIM/MATLAB platform and experimentally verified in a 7.5-kW rig. Simulation and experimental results are presented and discussed.
II. DUAL-OUTPUT STAGE IMC
Regarding the topology in Fig. 1 , the modulation strategy for the rectifier aims to obtain the maximum positive dclink voltage in each sampling period. Usually, the pulsewidth modulation (PWM) reference signal is chosen to operate the converter with unity displacement power factor at the input.
The output stage of the IMC consists of two VSI. Each inverter can produce eight space voltage vector locations independent of the other, resulting in a total of 64 voltage vector combinations. The six-terminal open-end winding induction machine is connected between the VSI outputs. Considering the six bidirectional switches of the input stage and the two output stages, a total of 24 discrete IGBTs and diodes are needed in this topology.
III. COMMON-MODE VOLTAGE
Conventional PWM inverters generate alternating CMVs relative to ground which generate currents through the motor parasitic capacitances to the rotor iron [18] . These currents find their way via the motor bearings back to the grounded stator case. The so-called bearing currents have been found to be a major cause of premature bearing failure in PWM inverter motor drives [19] . One of the main advantages of the openend winding topology is the possibility of reducing the CMV at the machine terminals and this has been the research topic of several investigators [7] [8] [9] [10] [11] , [13] , [20] [21] [22] [23] [24] . For the topology depicted in Fig. 1 , the CMV is given by [16] 
where v AiG , v BiG , and v CiG , with i = 1, 2, are the pole voltages of each inverter with respect to the grounded neutral point of the source (Fig. 1) . These voltages can also be expressed as
where v pG and v nG are the voltages of the positive and negative rail of the dc-link with respect to the grounded neutral point of the source, respectively; S xpi , S xni ∈ {0, 1} with x = A, B, C, i = 1, 2 are the switching functions of the inverter devices (0: switch opened and 1: switch closed) and S xni = 1 − S xpi (because of the complementary operation of the upper and lower switches of each inverter leg). Therefore,
Let
where N sw is the number of upper inverter switches closed. The squared rms value of the CMV voltage is
where T is the period of v pG (equals the period of v nG ). Further expansion yields
The voltages of the dc-link rails are given by
where v ra , v rb , and v rc are the converter input phase voltages and S xp , and S xn with x = a, b, c are the switching functions of the rectifier (see Section IV-A). Accordingly, v pG and v nG will always be the segments of different input phase voltages and
Differentiating (6) with respect to N sw and equating to zero, it can be found that v 2 cmrms (and implicitly v cmrms )) achieves a minimum value at N sw = 3, which means that to reduce the rms CMV at the machine terminals, only three upper inverter switches should be closed at each switching period.
This can be further investigated by considering a virtual midpoint of the dc-link as a reference point (see point 0 in Fig. 1 ). Then, (1) can be rewritten as
where the contributions of the input and output stages to the overall CMV have been separated (v 0G and v cm0 , respectively). The voltage v 0G is the voltage between the reference point 0 and the grounded neutral point of the source. This voltage can be calculated as
It can be seen in (11) that v 0G depends on the modulation of the input stage, which in this work is totally defined by the duty cycles of the rectifier stage (see Section IV-A). Thus, v 0G will have a predictable and bounded value. On the other hand, the voltage v cm0 can be rewritten as
Therefore, it can be seen in (12) that using N sw = 3, the contribution of the output inverters to the CMV is eliminated [16] . 
IV. MODULATION FOR THE IMC WITH TWO OUTPUT STAGES

A. Modulation of the Input (Rectifier) Stage
The input (rectifier) stage of the converter is modulated, using SVM. To obtain a maximum positive dc-link voltage, commutation between the largest and second largest positive line input voltages is carried out [15] . For the modulation algorithm, a current reference vector is used and six sectors are considered, as shown in Fig. 2(a) and (b) . The reference current vector is chosen with zero phase-shift angle respect to the converter input phase voltage vector [see Fig. 2(a) ]. In this way, unity displacement power factor operation is achieved at the converter input. Fig. 2 (b) also shows the current reference vector in the first sector with θ ref,i , the angle of the current vector referred to the sector.
The γ − δ duty cycles for the rectifier SVM are given by [15] 
with
The modulation of the rectifier results in, depending on the sextant, an upper (or lower) switch closed (corresponding to the highest absolute value of the input phase voltage) and two lower (upper) switches modulated according to (13) .
B. Modulation for the IMC Output Stages
For the topology depicted in Fig. 1 , the aim of the modulation strategy for the output stages is to reduce v cm , while providing the desired machine phase voltages. The voltage vectors for inverter 1 are shown in Table I ; the same space vectors are valid for inverter 2 but with superscript 2.
with i, j = 1 . . . 8, be the phase voltage vector combination of the dual-inverter output. A representation of the vector locations is shown in Fig. 3 [16] .
According to Section III, a voltage vector producing null CMV v cm0 should have only three upper switches closed (N sw = 3). Considering, for instance, the dual-inverter space vector V 14 = [1 0 0 0 1 1], the CMV v cm0 generated by the output stages of the IMC is given by (10) , where in this case
and
Therefore,
The same procedure can be used to verify that voltage vectors given in Table II generate zero v cm0 [16] .
Hence, to eliminate v cm0 and maximize the output load voltage, the modulation strategy for the output inverters considers the zero voltage vectors {V 78 , V 87 } and the largest active voltage vectors {V 14 , V 25 , V 36 , V 41 , V 52 , V 63 } (see Fig. 3 ). Note that, it is possible to use all the active vectors given in Table II (rather than just the largest ones), but this complicates the algorithm and the benefits in terms of current/voltage total harmonic distortion (THD) are not significant (less than 2% according to simulations).
It can be noted that, the zero vectors V 78 and V 87 produce an output phase voltage, which are the same in each machine winding (V dc for vector V 78 and −V dc for vector V 87 ). Since V ij is a space-vector combination of the dual inverter, it can be represented by 
It is verified that the magnitude of these voltage vectors is zero; hence, they are effectively zero vectors of the dualinverter system.The duty cycles for each of the output stages are calculated as
where m (t) is a variable modulation index given by To obtain a correct balance of the input currents and the output voltages in a switching period, the modulation pattern should produce all combinations of the rectification and the inversion switching states [15] , resulting in the following duty cycles for the active vectors:
The total zero-vector duty cycle is
and the combined zero-vector duty cycles are
C. Voltage Gain of the Converter
It has been shown that the input rectifier uses an SVM strategy to maximize the dc-link voltage. However, the average value of the dc-link voltage, in every switching period, Fig. 4 .
Therefore, the voltage produced by the output stages is limited by the minimum average dc-link voltage (red circle in Fig. 4 ). As each machine phase winding can be considered to be supplied by an H-bridge, the amplitude of the fundamental output phase voltage is given by [25] 
where m o is a modulation index for the output inverters (0 ≤ m o ≤ 1). Since the input phase voltage equals √ 3 times the input line voltage, (26) can be rewritten as
Hence, with the proposed topology (see Fig. 1 ), the maximum output phase voltage without overmodulation is 1.5 times the input phase voltage.
V. ZERO-SEQUENCE VOLTAGE
As mentioned before, the dual-inverter fed open-ended winding induction motor drive may suffer from zero-sequence current caused by zero-sequence voltage. This zero-sequence voltage is produced because of the asymmetry of the instantaneous phase voltages applied to the machine windings (due to the voltage space vectors used). In general, zero-sequence currents may give rise to increased rms phase current, thus increasing the system losses; high current/voltage THD; and machine overheating and vibrations. The zero-sequence voltage is given by [17] 
The zero-sequence voltage contributions from the 64 spacevector combinations are shown in Table III. As can be noted  from Tables II and III , the vectors that do not produce CMV are not the same vectors that do not produce zero-sequence voltage. Hence, as the vectors used to modulate the converter output stages will eliminate CMV (Section IV-B), compensation must be performed to avoid the circulation of zero-sequence current in the machine. The average zero-sequence voltage within a sampling interval can be eliminated by forcing the zero sequence volt seconds to zero [17] by applying the null voltage vectors with unequal times. Accordingly, the standard switching sequence used in the IMC [15] is modified (see Fig. 5 ) in order to reduce/eliminate the average zero-sequence voltage within a sampling period. For the modulation strategy presented, the duty cycles for both output VSIs are the same, which can be noted in Fig. 5 .
Taking into account that the same space-vector sequence applied in the γ R interval is applied in the δ R interval but in reverse order, then the value of x, which causes the cancellation of the zero-sequence volt seconds, is calculated at every sampling period to satisfy [17] 
where v zsk with k = 1, 2, 3, 4, is the zero-sequence voltage value at intervals x0γ, αγ, βγ, and (1 − x) 0γ, respectively. Solving (29) (considering the space vectors used), it can be found that x is given by
VI. SIMULATION RESULTS
The system has been modeled and simulated using PSIM. The results obtained in PSIM are then plotted and analyzed in the MATLAB environment. The simulation data (which is practically the same as the experimental rig), are given in Table IV. A 20-Hz digital synchronous filter is used for filtering the capacitor voltages' signal [26] . An open-loop V/f strategy was used to control the machine. For simulation purposes, the load used is a constant torque, set to 35 Nm. As the machine rated phase voltage is 220 V and the converter voltage gain is 1.5 [see (27) ], the input phase voltage was set to 130 V, to not exceed the machine ratings (V o,phmax = 1.5 · 130 ∼ 200 V without overmodulation). Further information about the machine parameters can be found in the Appendix.
The dc-link voltage and phase-a machine voltage are shown in Fig. 6 , top and bottom, respectively. The reference output voltage and frequency were set to 150 V and 50 Hz, respectively.
The machine currents for 25-Hz operation are shown in Fig. 7  (top) , while Fig. 7 (bottom) shows the machine currents for 50-Hz operation.
Small disturbances, occurring every 60 • , can be noted in the motor currents shown in Fig. 7 . These current disturbances are due to the application of zero voltage vectors to machine windings, see PWM pattern in Fig. 5 , aiming to reduce the zero-sequence voltage.
During the application of zero voltage vectors each machine phase winding is supplied with a voltage of −V dc or +V dc . When −V dc voltage is applied to the machine windings, the current decreases according to the zero vector duty cycle. Fig. 8 shows the current disturbance along with the corresponding dc-link voltage and output phase voltage.
The low-order harmonics of the machine currents are presented in Table V. The input (supply) currents are shown in Fig. 9 (top) , while Fig. 9 (bottom) shows the converter input phase voltage (blue) and current (green) for an output reference of 150 V and 50 Hz. Operation at unity displacement factor is evident in Fig. 9 (bottom) . The notches present in the voltage and current waveforms, occurring every 60
• , are due to the output current disturbances reflected on the input converter voltage and current, further attenuated because of the input filter. Fig. 10 shows the CMV separated into v 0G and v cm0 , as defined in (10) . Due to absence of the reference point 0 in the real (and also simulated) converter, the CMVs v 0G and v cm0 shown in Fig. 10 top and bottom, respectively, are obtained as
where n is the negative rail of the dc-link. It can be seen in the simulation results that the contribution of the output inverters to the CMV is completely eliminated due to the modulation strategy used. Fig. 11 shows the zero-sequence voltage (top) and its frequency spectrum (bottom). This voltage has been obtained measuring all the three machine phase voltages and then applying (28) . It can be noted that the low-order zero-sequence harmonics are reduced because of the asymmetry of the null vector duty cycles used in the switching sequence for each output stage. 
VII. EXPERIMENTAL RESULTS
The proposed strategy has been tested using the experimental system shown in Fig. 12 . The IMC has been designed and built at the University of Nottingham Power Electronics, Machines, and Control laboratory facilities. A six-pole induction machine rated at 7.5 kW is used. A DSP board, based on the TMS320C6713 processor, is used as the control platform. The calculation of duty cycles is carried out on the DSP among several other tasks. An FPGA interface board, designed at Nottingham University, is used to implement the modulation strategies and data acquisition. Communication between the DSP and a PC is achieved using a DSK6713HPI (host port interface) daughter card. The converter input stage uses SK60GM123 modules and the output stages use SK35GD126 modules. The switching frequency is 12 kHz and voltages and currents are also sampled at 12 kHz. A four-step commutation strategy is used based on the input converter voltage sign [27] .
The voltages and currents have been measured using the Yokowaga DL850 ScopeCorder, using four two channel, 12 bit, high-speed 100-Ms/s modules for voltage measurements and two 12 bit, two channel, 10-Ms/s modules for current measurements. The load used in the experimental system is a dc generator, coupled to the induction motor shaft, supplying a resistive load. Fig. 13 (top) shows the dc-link voltage, while Fig. 13 (bottom) shows the voltage across the machine phase-a winding. The output phase voltage presents a fundamental component of 141 V, 50 Hz, slightly less than the voltage reference (150 V). This voltage difference is attributed to the voltage drops of the power devices. According to the datasheets of the power modules used in the converter, the voltage drop in the IGBTs and the diodes can be modeled as
where r is the slope of the device voltage-current curve, I is the circulating current in the device, and V th is the device voltage drop for almost zero current. A summary of the V th values (extracted from the corresponding datasheets) is shown in Table VI . Further details about the power modules of the converter can be found in the Appendix. Therefore, as in each conduction period, there are two IGBTs plus two diodes of the rectifier conducting and two IGBTs or two diodes of the inverter conducting, the overall voltage drop will be at least (for almost zero current) V drop,tot ≈ 2 (V th,IGBTrect + V th,dioderect ) + 2V th,IGBTinv = 2 (1.5 + 1) + 2 · 0.8 = 6.6 V.
As can be seen, the modulation strategy used results in a bipolar pulsewidth modulated voltage at the converter output. Good correspondence between the simulation and experimental result can be observed.
The machine currents for 25 and 50-Hz operation are shown in Fig. 14 top and bottom, respectively. The reference output voltages are set to 75 and 150 V, respectively.
In Fig. 14 , the effect of the zero voltage vectors in the PWM pattern shown in Fig. 5 is also observed. The supply currents are shown in Fig. 15 (top) , again with good correspondence with the simulation study. Fig. 15 (bottom) shows the input phase voltage and current. Fig. 16 shows the CMVs v 0G (top) and v cm0 (bottom). The voltages v 0G and v cm0 are very close to the simulation results shown in Fig. 10 . Simultaneous measurements of six PWM machine terminal voltages and the dc-link voltages, with respect to the negative pole, are needed to determine v 0G and v cm0 ; hence, some voltage spikes in those signal occur because not all channels are sampled exactly at the same time and because in Fig. 10 , the input switches are ideal.
Finally, Fig. 17 shows the zero-sequence voltage (top) and its frequency spectrum (bottom), agreeing closely with the simulation results.
VIII. CONVERTER LOSS CALCULATIONS
In order to give a primary evaluation of the converter losses for the topology presented in this work and also an initial comparison with standard IMC losses, the power losses in the converters are evaluated using the standard approach presented in [28] and applied in [29] . This method considers simulated waveform data together with power devices The losses comparison between a standard IMC (one output stage) and the two-output IMC presented in this paper, is carried out considering a 330 V, 7.5-kW load with power factor equal 0.81. The converter output current for the two-output IMC is 9.3 A, whereas the converter output current for the standard IMC is 16.2 A. The results are summarized in Table VII. As can be noted, for the considered conditions, the dualinverter output IMC presents similar losses to that of the standard IMC, resulting in a suitable alternative in terms of efficiency for this type of applications.
IX. CONCLUSION
A modulation strategy for a two-output IMC feeding an open-ended winding induction machine has been shown. The strategy has been modeled and experimentally verified in a prototype rig. The strategy reduces the CMV and dynamically compensates the load zero-sequence voltage to avoid the occurrence of low-frequency zero-sequence current in the load. For the proposed topology, the maximum output phase voltage that is possible to obtain without overmodulation is 1.5 times the input phase voltage. A preliminary converter power loss evaluation has shown that the topology has similar efficiency compared with standard IMC. Inverters power module: SK35GD126.
Parameters: E ON = 4.6 mJ, E OFF = 4.3 mJ, E rr = 2.9 mJ, r IGBT = 0.0320 Ω, and r diode = 0.0163 Ω.
Junction temperature considered for both the rectifier and the inverter: 125
• C. Gate-emitter voltage considered for the IGBTs: 15 V.
